



A Current-Based 12T XNOR SRAM Compute-In-Memory (CIM) Macro For Binary/Ternary Deep Neural Networks

PARK Junghyun ECE
Supervisor: Prof. Arindam BASU



Objective/Background

Develop a XNOR SRAM based CIM Macro
Featuring Current-Based XNOR Accumulation
for Binary/Ternary DNNs

Methodology




Bottom-Up Block Design



Logic Table


Input	-1	0	+1
Weight	RWLN = H RWLP = L	RWLN = H RWLP = H	RWLN = L RWLP = H
-1 (Q=H, Qb=L)	+1 (+ΔV)	0 No Change	-1 (-ΔV)
+1 (Q=L, Qb=H)	-1 (-ΔV)	0 No Change	+1 (+ΔV)

Basic Operation




Results/Application

Single Bitcell



XNOR Accumulation



Overall Structure

