Analysis and Control of Power Converters

C.K. Michael Tse Hong Kong Polytechnic University

> **Cover illustration:** Tan, Lai and Tse, Sliding Mode Control of Switching Power Converters: Techniques and Implementation, CRC Press, 2011

## Contents

- Instability
  - Practical meanings
  - Usefulness of bifurcation analysis
- \* On analysis
  - Case study: boost converter's stability analysis
- \* On control
  - Case study: parallel converters
    - Current-mode control versus voltage-mode control
    - Connection configuration affects the choice of control strategy

# The meaning of "instability"

### \* Instability from linear theory

- When a system converges to an equilibrium point under any disturbance, it is STABLE.
- When a system cannot converge to the equilibrium point, it is unstable.
  - \* When it is unstable, it moves away from the equilibrium and goes to infinity.

### Practical instability

\* When a system is unstable, it fails to converge to the presumed equilibrium point, but it actually must have moved to a new steady-state equilibrium which is usually not wanted. There is no infinity!



## Getting unstable = assuming a new equilibrium



# The right questions

- \* Unstable? With respect to which operating state?
- Under what conditions the system become unstable?
- When it loses stability, where would it go then (what is the "new" state)?
  - Conditions of the "new" state: would it make the operation undesirable? e.g., changes in voltage stress and current stress.

#### Study of Bifurcation

- Bifurcation = Change in state (behavior) when some parameters are changed.
- For example, in a current-mode controlled converter, when the duty cycle goes beyond 0.5, the periodic operation loses stability, and it goes to a subharmonic oscillation. This bifurcation is called **period-doubling**. Note again that the system is still "stable" strictly!





## Practical bifurcation analysis



## Case study 1: on analysis

Current-mode controlled boost converter





CK Michael Tse, January 2011

outer voltage loop (slow)

## Parameters affecting stability

#### Main parameters

- Affecting fast-scale bifurcation (inner loop instability problem)
  - \* Rising slope of inductor current  $m_1 = E/L$
  - \* Compensation slope *m*<sub>c</sub>
- Affecting slow-scale bifurcation (outer loop instability problem)
  - Voltage feedback gain g
  - \* Feedback time constant  $\tau_f$

## Previous results

- Previous studies
  - \* The two kinds of bifurcation were studied and reported *separately*.
  - Fast-scale bifurcation focuses on the *period-doubling* phenomenon, assuming that the outer loop is very slow and essentially provides a constant reference current for the inner loop.
  - Slow-scale bifurcation focuses on the *Hopf bifurcation* as the feedback gain and bandwidth are altered, assuming that the inner is stable.
  - Both are practical phenomena.

# What can happen in a boost converter?

- Get a quick glimpse
  - Cycle-by-cycle simulation of the system with the exact piecewise switched model. Circuit components are as follows:

Component/parameter	Value
Input voltage $E$	3 - 20 V
Inductance $L$	$120-195~\mu\mathrm{H}$
Capacitance $C$	$2000~\mu\mathrm{F}$
Load resistance $R$	$3-20 \ \Omega$
Switching frequency $f_s$	25 kHz
Reference output voltage $V_{\rm ref}$	1.8 V
Voltage divider $R_1, R_2$	47.5 k $\Omega$ , 2.5 k $\Omega$
Compensation network $R_a, C_a$	72.3 kΩ, 0.23 $\mu {\rm F}$
Compensation ramp $V_p$	0.25 A
Inductance current sampling gain $M$	0.082

 Table 1: Circuit parameters for simulation study

## Simulations

## Quick glimpse at changing g and $\tau_f$



Figure 2: Simulated behaviors for different feedback gain  $g = R_a/R_1$  and time constant  $\tau_f = R_1C_a$ , with  $1/m_1 = 19.835 \times 10^{-6}$  s/A,  $m_c = 6.25 \times 10^3$  A/s. Upper trace: actual waveforms, lower trace: sampled-data waveforms. (a) Stable periodic operation with g = 1.522 and  $\tau_f = 0.5225$  ms, (b) saturated operation with g = 1.522 and  $\tau_f = 0.475$  ms, (c) fast-scale bifurcation with g = 0.1 and  $\tau_f = 10.925$  ms, (d) coexisting (interacting) fast and slow-scale bifurcation with g = 0.1 and  $\tau_f = 2.09$  ms, (e) slow-scale CK Michael Tse. January 2011 bifurcation g = 0.8 and  $\tau_f = 0.492$  ms, (f) slow-scale bifurcation with g = 2.4 and  $\tau_f = 7.125$  ms.

## Simulations

## Quick glimpse at changing $m_1$ and $\tau_f$



Figure 3: Simulated behaviors for different values of  $m_1$  and  $\tau_f$ , with g = 0.4 and  $m_c = 6.25 \times 10^3$  A/s. (a) Coexisting (interacting) fast and slow-scale bifurcation with  $1/m_1 = 9 \times 10^{-6}$  s/A and  $\tau_f = 0.362$  ms, (b) coexisting (interacting) fast and slow-scale bifurcation with  $1/m_1 = 19.835 \times 10^{-6}$  s/A and  $\tau_f = 0.8265$  ms, (c) slow-scale bifurcation with  $1/m_1 = 31.514 \times 10^{-6}$  s/A and  $\tau_f = 1.3538$  ms.

## Simulations

## Quick glimpse at changing *m*<sub>c</sub>



Figure 4: Simulated behaviors for different values of  $m_c$ , with g = 0.4,  $\tau_f = 1.3253$  ms, and  $1/m_1 = 31.514 \times 10^{-6}$  s/A. (a) Coexisting (interacting) fast and slow-scale bifurcation with  $m_c = 2.825 \times 10^3$  A/s, (b) critical coexisting (interacting) fast and slow-scale bifurcation with  $m_c = 3.825 \times 10^3$  A/s, (c) slow-scale bifurcation with  $m_c = 4.0 \times 10^3$  A/s.

# Complexity: interacting loops

## \* Guiding questions:

- Under what parameter ranges the system will bifurcation into
  - \* fast-scale unstable region?
  - \* slow-scale unstable region?
  - interacting fast-scale slow-scale unstable region?
    - This requires bifurcation analysis.
    - Results have to be useful for design.

 $E \xrightarrow{i_{L}} S_{T} \xrightarrow{C} R \xrightarrow{v_{o}}$ 

 $S_D$ 

outer voltage loop (slow)

# Sample results (detailed omitted)

### Design-oriented bifurcation charts



# Sample results (detailed omitted)

## Design-oriented bifurcation charts



 $m = 6.25 \times 10^{3} \text{A/s}$ simulation A- theoretical L/E=19.835× 10<sup>-6</sup>s/A fast-scale bifurcation region. 3.5 stable  $\tau_f(ms)$ operation region 2.5 interacting bifurcation slow-scale bifurcation "saturated 0.5 region 02 0.6 0.8 1.2 1.4 1.6 0.4 a

> Operating boundaries under varying feedback gain and time constant

# Sample results (detailed omitted)

## Design-oriented bifurcation charts





Operating boundaries under varying  $m_c$  and  $\tau_a$ 

## Analysis and verifications

- \* Analysis can be performed to provide closed-form expressions of the bifurcation conditions.
  - Analysis via examining Jacobian and movement of eigenvalues with variations of selected important parameters.
- Normally, experimental measurements are expected for verifying the qualitative results.

# Deriving design guidelines

- Under certain parameter ranges, current-mode controlled boost converters can be fastscale and slow-scale unstable simultaneously.
- \* The main parameters affecting fast-scale bifurcations are the rising slope of the inductance current, and the slope of compensation ramp,
- The main parameters affecting slow-scale bifurcations are the voltage feedback gain g and time constant.
- Slow-scale bifurcation can be eliminated by decreasing the feedback gain and/or bandwidth
- Fast-scale bifurcation can be reduced by increasing the slope of the compensation ramp or decreasing the rising slope of the inductor current.

## Details

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS, VOL. 55, NO. 10, NOVEMBER 2008

## Coexisting Fast-Scale and Slow-Scale Instability in Current-Mode Controlled DC/DC Converters: Analysis, Simulation and Experimental Results

Yanfeng Chen, Chi K. Tse, *Fellow, IEEE*, Shui-Sheng Qiu, Lars Lindenmüller, and Wolfgang Schwarz, *Member, IEEE* 

Abstract—This paper investigates the coexisting fast-scale and slow-scale bifurcations in simple dc/dc converters under peak current-mode control operating in continuous conduction mode. Our focus is the boost converter as it is a representative form of dc/dc converter requiring current-mode control. Effects of varying the input voltage and some chosen parameters on the qualitative behavior of the system are studied in detail. Analysis based on a nonlinear simplified discrete-time model, which takes into account the effects of parasitics, is performed to investigate the coexistence of fast-scale and slow-scale bifurcations, and to identify the different types of bifurcation. Boundaries of stable region, slow-scale bifurcation region, fast-scale bifurcation region, coexisting fast and slow-scale bifurcation region are identified. Experimental measurements of the boost converter are provided for verification of the analytical results.

Index Terms—Bifurcation, current-mode control, dc/dc converters, fast-scale instability, slow-scale instability.

#### I. INTRODUCTION

T HE current-mode control scheme is a widely used control method for dc/dc converters, especially for the boost and buck-boost types of dc/dc converters [1]. Bifurcation behaviors in dc/dc converters under current-mode control have been reported recently [2]–[5]. Generally, two distinct types of bifurcation have been identified for such circuits, namely coupled boost converters, Iu *et al.* [11] and Wu *et al.* [12] for power-factor-correction converters, and Mazumder *et al.* [13] for voltage-mode buck converters with an input filter. The fastscale and slow-scale bifurcations have been independently investigated as it has been generally believed that the outer voltage loop is much slower than the inner current loop and the two loops can be considered non-interacting. As a result, slow-scale bifurcation and fast-scale bifurcation have been studied separately. However, in practice, under certain conditions, slowscale and fast-scale bifurcations can occur simultaneously, as shown in our earlier preliminary work [14].

Current-mode controlled dc/dc converters usually have two feedback loops: a current feedback loop and a voltage feedback loop. The latter provides the necessary current reference for the former. The outer voltage feedback loop contains typically a proportional-integral controller and hence has a low-pass characteristic, whereas the inner current loop is as fast as the switching frequency. The instability in the outer voltage loop is a slow-scale phenomenon, whereas the instability of the inner current loop is a fast-scale one which can also occur with the voltage feedback loop opened and is sometimes called "openloop instability" [15]. It has been well known that the fast-scale instability is related to the value of the duty ratio *d*, and the range of stability can be increased by applying a compensation ramp.

## Case study 2: on control

- Interconnected converters
  - Parallel lower current stress
    - Input parallel connected
    - Output parallel connected
  - Series lower voltage stress
    - Input series connected
    - Output series connected



\* Question: How to control individual converters?

## A general note on control

- Voltage mode control (voltage programming)
  - basically makes the converter a voltage source





- Current mode control (current programming)
  - fundamentally controls current
  - basically makes the converter a current source





## Parallel-connected converters

- Parallel connected converters for high current output applications
- Control challenge is: sharing of output currents
- PROBLEM: If each converter attempts to produce a regulated output voltage, we are trying put voltage sources in parallel ! This is a *fundamental conflict*!





**Perfectly regulated voltage converter** is like an independent voltage source.

Connecting voltage sources in parallel violates KVL, and should not be allowed.

Even if the voltages have the same voltage magnitude, currents are theoretically not solvable.

## What should be prohibited

 Putting "more than one converters having regulated output voltages" in parallel is *theoretically faulty and should be prohibited*!



## Still tolerable in practice

- Conventional connection (used widely in practice called *droop connection method*):
  - Each converter is output regulated.
  - Parallel connection of two or more converters to deliver large currents.
  - Current sharing control is applied mandatorily.

Current sharing is controlled and maintained in individual converters through the simple voltage feedback which automatically detects the voltage drops across the resistances and regulates the output voltage slightly. This is the simple DROOP METHOD, involving just connecting the "poorly" voltage-regulated converters.



# Limitations of connecting voltage regulators using droop method

- \* First, it is theoretically bad (strictly "prohibited") to connect voltage sources in parallel.
- We must deliberately make the output regulation in each converter poor, so that it has substantial output resistance.
- Current sharing is possible through adjusting the output voltage levels of individual converters. The range is very limited because it is supposed to be voltage regulator (fixed voltage more or less).
- \* Obviously, the output voltage regulation cannot be very good for the load.
- \* But it is simple and enjoys modularity!
  - \* theoretically nonsense at start, but practically sensible if appropriately applied.

## Connection re-examined

- How should we connect the converters if they are controlled as voltage/ current sources?
- Then, it would become straightforward to select the appropriate control strategies.







## Possible configurations



## General classification



Definition: *Current sharing loop* is defined as one that takes output current information from one or more constituent converters to produce a current control signal which is used for controlling an individual converter.

## Type I Control *without* current sharing loop, i.e., **droop method**







- For **Type II connection**, only one converter serves as a voltage source (more precisely a Thevenin source), and all others behave as current (Norton) sources.
- There is a main voltage controller to regulate the output voltage tightly.
- All current sources only need to follow a common current control signal to achieve current sharing. CK Michael Tse, January 2011

# Type II Control with current sharing loop







For Type III connection, all converters are current (Norton) sources.





\* Output voltage versus output current for **Type I scheme without a current-sharing loop**. (a)  $V_{ref1} = V_{ref2} = 2.5 \text{ V}$ ,  $r_{con1} = 0.001\Omega$ ,  $r_{con2} = 0.05\Omega$ ,  $R_{CS1} = R_{CS2} = 150 \text{ k}\Omega$ ; (b)  $V_{ref1} = V_{ref2}$  = 2.5 V,  $r_{con1} = 0.001\Omega$ ,  $r_{con2} = 0.05\Omega$ ,  $R_{CS1} = R_{CS2} = 50 \text{ k}\Omega$ ; (c)  $V_{ref1} = 2.4 \text{ V}$ ,  $V_{ref2} = 2.5 \text{ V}$ ,  $r_{con1} = r_{con2} = 0.025\Omega$ ,  $R_{CS1} = R_{CS2} = 150 \text{ k}\Omega$ ; (d)  $V_{ref1} = 2.4 \text{ V}$ ,  $V_{ref2} = 2.5 \text{ V}$ ,  $r_{con1} = r_{con2} = 0.025\Omega$ ,  $R_{CS1} = R_{CS2} = 50 \text{ k}\Omega$ ; (d)  $V_{ref1} = 2.4 \text{ V}$ ,  $V_{ref2} = 2.5 \text{ V}$ ,  $r_{con1} = r_{con2} = 0.025\Omega$ ,  $R_{CS1} = R_{CS2} = 50 \text{ k}\Omega$ ; (d)  $V_{ref1} = 2.4 \text{ V}$ ,  $V_{ref2} = 2.5 \text{ V}$ ,  $r_{con1} = r_{con2} = 0.025\Omega$ ,  $R_{CS1} = R_{CS2} = 50 \text{ k}\Omega$ .



\* Output voltage versus output current for **Type I scheme with a current-sharing loop**. (a)  $V_{ref1} = V_{ref2} = 2.5 \text{ V}$ ,  $r_{con1} = 0.001 \Omega$ ,  $r_{con2} = 0.05 \Omega$ ; (b)  $V_{ref1} = 2.4 \text{ V}$ ,  $V_{ref2} = 2.5 \text{ V}$ ,  $r_{con1} = r_{con2} = 0.001 \Omega$ .



\* Output voltage versus output current for **Type II scheme** at  $V_{ref} = 2.5 \text{ V}$ ,  $r_{con1} = 0.001 \Omega$ ,  $r_{con2} = 0.05 \Omega$ , (a) without a current-sharing loop; (b) with a current-sharing loop.



\* Output voltage versus output current for **Type III scheme** at  $V_{ref} = 2.5$  V,  $r_{con1} = 0.001 \Omega$ ,  $r_{con2} = 0.05 \Omega$ , (a) without a current-sharing loop; (b) with a current-sharing loop.

## General comparison

- Type I schemes are simple but suffer fundamentally from paralleling voltage sources. The adjustment range for current sharing is small since each constituent converter is designed primarily to regulate its output voltage.
- **Type II** schemes are theoretically more viable as there is only one voltage source paralleling with current sources. The dynamics of the voltage regulation thus depends on the control method being employed by the voltage regulating loop. Current-sharing performance is generally much better and the control implementation is simpler, compared to Type I schemes.
- Type III schemes are generally best in terms of current sharing as all converters are fundamentally current controlled. The voltage regulation is only executed at the load side (only one voltage loop to keep tight regulation). Both voltage regulation and current sharing are excellent.

INTERNATIONAL SOURAUL FUNCTION AND ADDITIONAL YOUR ADDITIONAL YOUR AND ADDITIONAL YOUR AND ADDITIONAL YOUR

Published online 25 July 2008 in Wiley InterScience (www.interscience.wiley.com). DOI: 10.1002/cta.529

#### Circuit theory of paralleling switching converters

Yuehui Huang and Chi K. Tse\*,<sup>†</sup>

Department of Electronic and Information Engineering, Hong Kong Polytechnic University, Hong Kong

#### SUMMARY

This paper studies the various paralleling styles for dc-dc switching converters from a circuit theoretic

viewpoint. The study begins with a systematic classifica converters. In the classification, converters are modeled Kirchhoff's laws, the possible connection styles for para derived, leading to the identification of three types of config control arrangements are classified according to the pres loops. Moreover, detailed operating principles with and w paralleling connections to obtain both current sharing and signal analysis to the practical circuits, the inherent chars roles of the current-sharing loop and origins of current-sh all the schemes are obtained in terms of their performant Finally, an experiment prototype is built to validate the a of the various paralleling schemes. Copyright © 2008 Job

Received 14 October 2007; Revised 15 April 2008; Accepted

KEY WORDS: parallel-connected converters; dc-dc co sharing schemes

#### 1. INTRODUC

Power supplies based on paralleling a number of swi current, high-power applications. Paralleling converte a single high-power centralized power supply, such reliability, ease of maintenance and repair, improved th

Contract/grant sponsor: Hong Kong Polytechnic University; con

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS, VOL. 54, NO. 5, MAY 2007

#### Circuit Theoretic Classification of Parallel Connected DC–DC Converters

Yuehui Huang, Student Member, IEEE, and Chi K. Tse, Fellow, IEEE

Abstract—This paper describes a classification of paralleling schemes for dc-dc converters from a circuit theoretic viewpoint. The purpose is to provide a systematic classification of the types of parallel converters that can clearly identify all possible structures and control configurations, allowing simple and direct comparison of the characteristics and limitations of different paralleling schemes. In the proposed classification, converters are modeled as current sources or voltage sources, and their connection possibilities, as constrained by Kirchhoff's laws, are categorized systematically into three basic types. Moreover, control arrangements are classified according to the presence of current sharing and voltage-regulation loops. Computer simulations are presented to illustrate the characteristics of the various paralleling schemes.

Index Terms—Control methods, current-sharing schemes, dc-dc converters, parallel connected converters, topology.

#### I. INTRODUCTION

**P**OWER supplies based on paralleling a number of switching converters offer several advantages over a single high-power centralized power supply, such as low component active-current sharing methods, i.e., the master–slave scheme and the average scheme. In addition, three control structures, namely, inner loop regulation, outer loop regulation and external control, were identified. Their classification is thus basically a systematic collection of existing schemes. Other classification works, such as Liu *et al.* [11] and Choi [12], focus on the control loop configurations of selected active current-sharing paralleling schemes.

1099

In order to facilitate design and choice of appropriate paralleling configurations, a systematic classification of the paralleling schemes that permits a clear exposure of the structures, behaviors and limitations of all possible schemes, is needed. In this paper, we investigate the classification problem and utilize basic circuit theory to identify the basic structures and control methods of paralleled dc–dc converters. Our objective is to provide a simple classification that eliminates redundancy, includes all possible basic structures, permits comparative analysis of different structures, and hence allows systematic derivation of paralleling schemes.

Our starting point will be the two Kirchhoff's laws that dictate

<sup>\*</sup>Correspondence to: Chi K. Tse, Department of Electronic and University, Hunghom, Hong Kong.
†E-mail: encktse@polyu.edu.hk

## Conclusion

- \* In this lecture, we emphasize how converters lose stability
  - the conditions under which converters lose stability
  - how the converter would behave after it loses stability
  - the resulting impact on the converter operation
- Application of control has to be considered in conjunction with the configuration of the converter and the application objectives.
  - Voltage mode control versus current mode control
  - Impact of connection configurations on choice of control methods in the case of interconnecting converter systems

## References

- \* C.K. Tse and M. Li, "Design-oriented bifurcation analysis of power electronics systems," (Invited Paper), *International Journal of Bifurcation and Chaos*, to appear.
- Y. Chen, C.K. Tse, S-S. Qiu, L. Lindenmüller and W. Schwarz, "Coexisting fast-scale and slow-scale instability in current-mode controlled dc/dc converters: analysis, simulation and experimental results," *IEEE Transactions on Circuits and Systems I*, vol. 55, no. 10, pp. 3335–3348, November 2008
- Y. Huang and C.K. Tse, "Circuit theory of paralleling switching converters," *International Journal of Circuit Theory and Applications*, vol. 37, no. 1, pp. 109–136, February 2009.
- Y. Huang and C.K. Tse, "Circuit theoretic classification of parallel connected dc/dc converters," *IEEE Transactions on Circuits and Systems I*, vol. 54, no. 5, pp. 1099–1108, May 2007.