

Bringing FPGA Design to Application Domain Experts

*FPT 2010 Keynote, Tsinghua University,
Beijing*


Dr. James Truchard
President, CEO, and Cofounder
National Instruments

Agenda

- NI Vision Overview
- LabVIEW Described
- RIO Architecture Described
- Evolving Design Process and Abstraction
- Application Domain Expert Examples
- The High Speed Streaming Challenge
- Summary

The National Instruments Vision

“To do for test and measurement what the spreadsheet did for financial analysis.”




Virtual Instrumentation




with **NI LabVIEW™**

Leveraging Semiconductor Technology




A Long History of Software Continuity



The National Instruments Vision Evolved...

Graphical System Design



“To do for test and measurement what the spreadsheet did for financial analysis.”

“To do for embedded what the PC did for the desktop.”

Engineering Grand Challenges



Cancer Detection

Advance health informatics



Hadron Collider

Engineer the tools of scientific discovery



Infant Brain Scans

Reverse-engineer the brain



Tokomak Plasma Control

Provide energy from fusion



IV Drift Pump

Engineer better medicines



Advanced Purification

Provide access to clean water



Haptics

Enhance virtual reality



Olympic Stadium Safety

Restore and improve urban infrastructure



CO₂ Storage

Develop carbon sequestration methods



Distance Learning

Advance personalized learning



Cheap Solar Panels

Make solar energy economical



Material Monitoring

Prevent nuclear terror



Spectral Monitoring

Secure cyberspace



Costa Rica Rain Forest

Manage the nitrogen cycle

Graphical System Design



Empowering Users Through Software



LEGO®
MINDSTORMS® NXT
*“the smartest, coolest toy
of the year”*




Graphical System Design Platform




CERN Large Hadron
Collider
*“the most powerful instrument
on earth”*

Platform-Based Design - Berkeley



A. Sangiovanni-Vincentelli, UC Berkeley. Defining Platform Based Design. *EEDesign*, Feb 2002

High-Level Design Models



Graphical System Design Platform



LabVIEW as a Programming Language

LabVIEW Development Environment

Structured Dataflow

State Diagram

Real-Time

Math Script

Timed Computation

Parallel Processing
Multi-Core Ready

Distributed
Computation

Front Panel

LabVIEW

LabVIEW Real-Time

LabVIEW FPGA

LabVIEW MPU




Desktop PC



PXI



cRIO, cFP



32-Bit μ P

NI Platform for Control

LabVIEW Development Environment

Control Design &
Simulation Module

System Identification
Toolkit

SoftMotion Module

Statechart Module

PID & Fuzzy Logic Toolkit

Simulation Interface
Toolkit

LabVIEW Real-Time

LabVIEW FPGA

LabVIEW MPU




Desktop or SBC



PXI



cRIO, cFP



32-Bit μ p

NI Platform for Signal Processing and Communication

LabVIEW Development Environment
with Connectivity to 3rd-party Math Software

Textual (MathScript)
Signal Processing and Analysis

Graphical (Dataflow)
Signal Processing and Analysis

Signal Processing
for Measurements

JTFA, Wavelet,
Time-Series Analysis

Digital Filter Design,
Adaptive Filter Design

Control Design,
Dynamic Simulation

Communications
Modulation, Coding, ...

Real-Time Image
Processing / Vision

Sound & Vibration



PC/Mac



Sound Card /
Web Cam



NI SPEEDY-33
TI DSK



cRIO, cDAQ




PXI,
DC – 6.6GHz





FlexRIO

Combined Graphical/Textual IP Integration A Hybrid Approach

Use Graphical IP



Easily Configure Xilinx CORE Gen IP



Integrate Xilinx CORE Gen or Re-use any HDL



```

aclr : in      std_log
clk  : in      std_log
a    : in      std_log
b    : in      std_log
q    : out     std_log
  
```

Arbitrary HDL




The Y-Chart System Design Methodology


Application Logic




Platform Architecture



Analysis & Mapping




Performance Evaluation



1. Kienhuis, Deprettere, van der Wolf, and Visser., "A Methodology to Design Programmable Embedded Systems - The Y-Chart Approach. Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation" - SAMOS, p.18-37, Jan. 2002.
2. Keutzer, Newton, Rabaey, Sangiovanni-Vincentelli, "System-level Design: Orthogonalization of Concerns and Platform-based Design," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12): p. 1523-1543, Dec. 2000.

MoCs for Streaming Applications




[1] Edward A. Lee, "Concurrent Models of Computation for Heterogeneous Software", EECS 290, 2004.

[2] Stephen Edwards, "SHIM: A Deterministic Model for Heterogeneous Embedded Systems", UCB EECS Seminar, 2006.


[3] Thanks: Abhiit Davare. UCB.

High-Performance Computing for Real Time


Supervisory Node



Computing Nodes



Graphical System Design




Hardware and Software Integration

“To do for test and measurement what the spreadsheet did for financial analysis.”

“To do for embedded what the PC did for the desktop.”


for the desktop.”

The Long Tail for Real-Time Algorithm Development & Deployment



["The Long Tail," Chris Anderson, *Wired*, 2004]

To Do For Embedded




High-Speed Data Streaming

- Synchronize memory access
- Fast data links for maximum performance

A/D Technology

- Multirate sampling
- Individual channel triggering



Microprocessors

- Floating-point processing
- Communications
- Multicore technology
- Reprogrammable


FPGAs

- High-speed control
- High-speed processing
- Reconfigurable
- True Parallelism
- High Reliability

I/O

- Custom timing & triggering
- Modular I/O
- Calibration
- Custom modules



Leveraging COTS Technologies







LabVIEW Real-Time

- Multicore programming
- Analysis, control and communication functions
- Integrate C code and text-based math




LabVIEW FPGA


- Graphical FPGA Design
- Fixed-point processing
- Analysis, control and communication functions
- Integrate VHDL IP



Traditional Design Process





Evolution of Graphical System Design



**Prototyping
Low Volume
Design**

Transitioning from Prototype to High Volume Design





Untested,
Unproven

High Integration
Cost



Large Teams

Separation of
Idea and
Implementation

Algorithms/IP

I/O

Packaging

High Risk

Fixed-point
algorithms

Programming
Languages

FPGAs

ASICs

Multicore
Programming


Fragmented
Elements

Operating Systems


Processors

Custom drivers and
middleware


Moore's Law Drives IC Abstraction




Increasing Levels of Software Abstraction



System Level Integration of Time




Parallel Architectures Drive Performance








Concurrency in LabVIEW


Matrix – Vector Multiply




Compilation




How We Map Problems Model of Computation to Idea / Platform



Pipelined Execution (Signal Analysis)




Distributed Calculation (Finite Element Analysis)




**Parallel Calculation
(Dense Linear Algebra)**

Eliminating Artificial Complexity


Text-based Compiler




LabVIEW Compiler




FPGA-based I/O Applications




Clocks




PWM




Counters



Custom Counters




Multiple Scan Rates




Custom Timing and Synchronization


Custom Analog Triggering




Custom Analog I/O



Built-in IP Processing Blocks




Prototyping Platforms



Reconfigurable I/O, Programmable Hardware


NI CompactRIO

Ideal Platform for Control Design



High Speed & High Precision Control with LabVIEW Real-Time & FPGA


Scanning Probe
Microscope with PLL



Ultrastable Atomic
Force Microscope



Nanoimprint
Lithography (Tsao)



Precision Servo-
Hydraulic Control



Robotics for Manufacturing (MIT)

- Prof. Harry Asada, ME
- LabVIEW Real-Time and LabVIEW FPGA
- CompactRIO hardware



Custom motor inside of aircraft wing to help with assembly



Bridge inspection robot walks on the underside of steel surfaces.



Pendulum robot swings over aircraft and tracks the surface profile for inspection



NI Tools Keep Ford at the Forefront of Innovation

- Development of a real-time embedded control system for an automotive fuel cell system
- Verification of the control system with a hardware-in-the-loop (HIL) system
- Compact RIO, PXI, SCXI
- LabVIEW Control Design and Simulation Module, LabVIEW Real-Time, Execution Trace Toolkit



"Ford has a long history with NI, and we have used LabVIEW to develop various aspects of every fuel cell electric vehicle that we produce and to successfully design and implement a real-time embedded control system for an automotive FCS." – Kurt D. Osborne, Ford Motor Company

Controlling the World's Largest Fuel-Cell Hybrid Locomotive with LabVIEW and CompactRIO



- Control and monitor the safety and operation of a 250 kW fuel-cell locomotive
- CompactRIO, LabVIEW FPGA Module, Real-Time Module
- Complex control algorithms at very fast loop rates



“We chose LabVIEW and CompactRIO because the NI C Series modules with integrated signal conditioning helped us implement fast monitoring of the various I/O points while connecting to a wide range of specialty sensors such as flowmeters and pressure sensors.” Tim Erickson – Vehicle Projects LLC



LabVIEW-based Combustion Engine Control System

- Patrick Borgqvist at Lund University
- VolvoD5 (single cylinder) passenger car size diesel engine
- LabVIEW Real-Time – control of valve timing, heat release calculation for control of combustion timing & engine load, data acquisition & logging
- LabVIEW FPGA – programmable sampling, feedback control of common-rail pressure, and custom counters
- Parallel loops on RT and FPGA



Example Application – Teaching Lab


- UT-Austin, Aerospace Engineering undergrad controls lab
- Prof. Robert Bishop (*co-author of Modern Control Systems* textbook)
- LabVIEW Control Design & Simulation Module, PXI & PCI RIO



Multidisciplinary Teamwork Projects: HOT-V


(Rensselaer Polytechnic Institute)

Theory




4 Weeks

Design



8 Weeks

Prototype




Deploy



1 Week

NI ELVIS Ecosystem



A Flexible Prototyping Platform For All Ages





Challenge

42,000 High School Students
6 Week Build


Solution

Graphical System Design with the NI
CompactRIO Flexible Prototyping Platform



FPGA-based Real-Time Wind Turbine HIL Simulation


Proof of Concept



Green Engineering

Powered by National Instruments

MEASURE IT



Acquire environmental data from thousands of sensors



Analyze power quality and consumption



Present measured data to adhere to regulations

FIX IT



Design and model more energy efficient machines




Prototype next-generation energy technologies




Deploy advanced controllers to optimize existing equipment

Tough Real-Time Challenges

Solving the most sophisticated control applications



High-Speed Streaming is Complex Today



- Challenges


- LabVIEW G model

- Original specification from algorithm designer
 - Not feasible for highly efficient implementation on FPGA targets

- Implementation challenges

- Floating to fixed point conversion
 - Array data to point-by-point data conversion
 - Explicit concurrency representation
 - FPGA target constraints
 - Integration with internal and third-party IP


Domain Expert Expectations for High-Speed Streaming



- High-level DSP representation that matches algorithm theory
 - Algorithms written independently of hardware target
 - Deal in domain terms of token rate, throughput, and latency
- Explore high-level design tradeoffs without diving into implementation details
 - Tune performance with high-level constraints
 - Access the details if needed

The Challenge Going Forward

Concurrent Application




Application Trends

- **1000's of parallel tasks**
- Large node/channel counts
- High performance requirements
- E.g. streaming DSP applications

Implementation Gap

How to map the tasks and data in a concurrent application to the processing and memory resources on a platform?


Parallel Platform



Platform Trends

- **100's of processing elements**
- Heterogeneous processors and memories
- Distributed I/O
- E.g. FPGA targets

Re-use Drives IP Abstraction Levels



Current Challenges of IP Integration


- Fragmented IP that lacks standards
 - Some standards on meta-data and structural interfaces (IP-XACT), and protocols (AXI)
- But vendors not adopting standards to:
 - Describe IP Interface
 - Capability
 - Behavior
 - Provide coherent simulation models
 - Pragmatically provide an integration experience for configuring the IP
 - Interface to high-level description languages

Domain Specific Abstract IP

- Necessity
 - IP reuse is an obvious way to sustain the rapid growth of design complexity
 - IP interoperability and integration are not trivial
- Value
 - A good amount of FPGA (streaming) IPs conforms to dataflow models of computation
 - All the NI IPs (homogeneous SDF)
 - Most of the Xilinx IPs (SDF)
 - Many other DSP-oriented IPs
 - Lots of IPs exist in other MoCs/domains
 - FSM, SR, ...
 - Standardizing IPs offers a promising solution
- Viability
 - Promising results from DSP Designer research on Domain Specific Abstract IP integration and possible standards (ADL)

Describe Just Enough IP for the Domain Expert

DSP Designer User




Modeling Concerns:

- MoC Behavior
- Simulation
- Exploration
- Analysis

Describe IP Protocol Details for the Tools

Actor Designer





Implementation

Concerns:

- Protocol details
- Cycle accurate behavior
- Optimized Code Gen

Basic Description of IP <IC, OC, II, ET, IE, IP, OP>

<3,2,6,8,T,[1,0,1,0,1,0],[0,1,0,0,0,1]>




Future Research Challenges

- IP exchange mechanisms that include model and protocol descriptions – standardization needed
- High-level Models of Computations to efficient implementations
- Compilation time
- Fast estimation (performance, area, power, etc.) from high level models
- Multi-level soft-cores and virtual fabrics
- Dynamic partial reconfiguration
- HW/SW operating systems
- Standard floating/fixed point representation and automatic conversion

NI FlexRIO

A Hardware Platform for Streaming Computation



NI FlexRIO Adapter Module

- Interchangeable I/O

NI FlexRIO FPGA Module

- High-speed peer-to-peer data streaming

PXI Platform

- PXIe data streaming rates

NI FlexRIO Adapter Modules

Digital



100 MHz DIO



200 MHz DIO



200 MHz DIO



Camera Link



RS-485/422

Analog



2 ch 100 MS/s AI/AO



32 ch 50 MS/s AI



4 ch 250 MS/s AI




16 ch 50 MS/s AI

Optical Coherence Tomography Research

Early Cancer Detection with LabVIEW & PXI




K. Ohbayashi
Kitasato University,
Center for Fundamental Sciences



~ 1.5 M FFTs / sec for Real-Time Performance

LTE Base Station Emulator




**On Display at
FPT 2010 Demo**


Future | uP and FPGA in one Chip (Xilinx EPP)



Extended Processing Platform




NI RIO Architecture



Conclusion



Graphical Dataflow Enables Domain Experts through HLS



The standard combination of IO, high speed buses, processors and FPGAs is an ideal embedded platform


IEEE 1685 IP-XACT
AMBA AXI4 Interconnect

IP Plug & Play is required to accelerate innovation

Thank You.



Embedded Landscape



IP Re-use Across Processing Elements

FFT

